When SI - Mid Design Issues - Clock Distribution, etc.
Plan and Verify timing budgets
Simulate and VERIFY clock distribution skews to meet design requirements
Verify Memory configurations
Verify timing requirements on memory parts and Processor bus
Verify Bus topology and termination plan